Get our free extension to see links to code for papers anywhere online!Free add-on: code for papers everywhere!Free add-on: See code for papers anywhere!

Add to Chrome

Add to Firefox

Add to Edge

Lisa Loomis

Frustrated Arrays of Nanomagnets for Efficient Reservoir Computing

Mar 16, 2021
Alexander J. Edwards, Dhritiman Bhattacharya, Peng Zhou, Nathan R. McDonald, Lisa Loomis, Clare D. Thiem, Jayasimha Atulasimha, Joseph S. Friedman

Figure 1 for Frustrated Arrays of Nanomagnets for Efficient Reservoir Computing

Figure 2 for Frustrated Arrays of Nanomagnets for Efficient Reservoir Computing

Figure 3 for Frustrated Arrays of Nanomagnets for Efficient Reservoir Computing

Figure 4 for Frustrated Arrays of Nanomagnets for Efficient Reservoir Computing

We simulated our nanomagnet reservoir computer (NMRC) design on benchmark tasks, demonstrating NMRC's high memory content and expressibility. In support of the feasibility of this method, we fabricated a frustrated nanomagnet reservoir layer. Using this structure, we describe a low-power, low-area system with an area-energy-delay product $10^7$ lower than conventional RC systems, that is therefore promising for size, weight, and power (SWaP) constrained applications.

Via

Access Paper or Ask Questions

Reservoir Computing with Planar Nanomagnet Arrays

Mar 24, 2020
Peng Zhou, Nathan R. McDonald, Alexander J. Edwards, Lisa Loomis, Clare D. Thiem, Joseph S. Friedman

Figure 1 for Reservoir Computing with Planar Nanomagnet Arrays

Figure 2 for Reservoir Computing with Planar Nanomagnet Arrays

Figure 3 for Reservoir Computing with Planar Nanomagnet Arrays

Figure 4 for Reservoir Computing with Planar Nanomagnet Arrays

Reservoir computing is an emerging methodology for neuromorphic computing that is especially well-suited for hardware implementations in size, weight, and power (SWaP) constrained environments. This work proposes a novel hardware implementation of a reservoir computer using a planar nanomagnet array. A small nanomagnet reservoir is demonstrated via micromagnetic simulations to be able to identify simple waveforms with 100% accuracy. Planar nanomagnet reservoirs are a promising new solution to the growing need for dedicated neuromorphic hardware.

Via

Access Paper or Ask Questions

An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

Sep 12, 2018
Lisa Loomis, Nathan McDonald, Cory Merkel

Figure 1 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

Figure 2 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

Figure 3 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

Figure 4 for An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic

This paper presents and demonstrates a stochastic logic time delay reservoir design in FPGA hardware. The reservoir network approach is analyzed using a number of metrics, such as kernel quality, generalization rank, performance on simple benchmarks, and is also compared to a deterministic design. A novel re-seeding method is introduced to reduce the adverse effects of stochastic noise, which may also be implemented in other stochastic logic reservoir computing designs, such as echo state networks. Benchmark results indicate that the proposed design performs well on noise-tolerant classification problems, but more work needs to be done to improve the stochastic logic time delay reservoirs robustness for regression problems. In addition, we show that the stochastic design can significantly reduce area cost if the conversion between binary and stochastic representations implemented efficiently.

* accepted for publication in the ACM Journal of Emerging Technologies in Computing Systems. arXiv admin note: substantial text overlap with arXiv:1702.04265

Via

Access Paper or Ask Questions