Alert button
Picture for Thomas Joy

Thomas Joy

Alert button

Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC

Add code
Bookmark button
Alert button
Jul 17, 2019
Oscar Rahnama, Tommaso Cavallari, Stuart Golodetz, Alessio Tonioni, Thomas Joy, Luigi Di Stefano, Simon Walker, Philip H. S. Torr

Figure 1 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 2 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 3 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 4 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Viaarxiv icon

Learning to Adapt for Stereo

Add code
Bookmark button
Alert button
Apr 05, 2019
Alessio Tonioni, Oscar Rahnama, Thomas Joy, Luigi Di Stefano, Thalaiyasingam Ajanthan, Philip H. S. Torr

Figure 1 for Learning to Adapt for Stereo
Figure 2 for Learning to Adapt for Stereo
Figure 3 for Learning to Adapt for Stereo
Figure 4 for Learning to Adapt for Stereo
Viaarxiv icon

Efficient Relaxations for Dense CRFs with Sparse Higher Order Potentials

Add code
Bookmark button
Alert button
Oct 26, 2018
Thomas Joy, Alban Desmaison, Thalaiyasingam Ajanthan, Rudy Bunel, Mathieu Salzmann, Pushmeet Kohli, Philip H. S. Torr, M. Pawan Kumar

Figure 1 for Efficient Relaxations for Dense CRFs with Sparse Higher Order Potentials
Figure 2 for Efficient Relaxations for Dense CRFs with Sparse Higher Order Potentials
Figure 3 for Efficient Relaxations for Dense CRFs with Sparse Higher Order Potentials
Figure 4 for Efficient Relaxations for Dense CRFs with Sparse Higher Order Potentials
Viaarxiv icon